

<b>Notice of References Cited</b>	Application/Control No. 09/841,505	Applicant(s)/Patent Under Reexamination CURRAN ET AL.	
	Examiner Magid Y Dimyan	Art Unit 2825	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,724,250	03-1998	Kerzman et al.	716/3
	B	US-6,397,169 B1	05-2002	Shenoy et al.	703/14
	C	US-2001/0049814 A1	12-2001	Matsumoto et al.	716/10
	D	US-6,192,508 B1	02-2001	Malik et al.	716/9
	E	US-5,168,455 A	12-1992	Hooper	716/18
	F	US-5,654,898	08-1997	Roetcisoender et al.	716/9
	G	US-4,827,428	05-1989	Dunlop et al.	716/6
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Hwang, W. et al., "Performance Analysis of Tapered Gate in PD/SOI CMOS Technology", Proceedings of Technical Papers, 2001 International Symposium on VLSI Technology, Systems and Applications, April 18 - 20, 2001, pp. 287-290.
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.